Just In
- 9 min ago President Joe Biden Signs Bill to Ban TikTok in the US: Unless This One Condition is Met
- 1 hr ago Qubo InstaView Video Door Phone Launched in India: Check Price, Features
- 2 hrs ago OnePlus Watch 2 New Nordic Blue Colour Option Launched; Here’s How Much It Costs
- 2 hrs ago Dell Alienware x16 R2 Launched in India With up to Intel Core Ultra 9 SoC & RTX 4090 GPU – Check Price, Specs
Don't Miss
- News Rahul Gandhi To Contest From Amethi? Priyanka Gandhi Vadra's Raebareli Debut?
- Movies Heeramandi: Richa Chadha Over The Moon As Rekha Cried And Hugged Her
- Automobiles BMW i5 M60 xDrive Launched In India At Rs 1.195 Crore - 592bhp, 516km Range
- Sports IPL 2024: How the 10 Most Expensive IPL 2024 Auction Buys have performed this Season? Complete Details and Ratings
- Finance Gold Prices Ayodhya: In Ram-Janma-Bhumi, 24carat Falls By Rs 380 In 10-Grams, Drops By Rs 3,800 In 100-gram
- Education JEE Main Result 2024 Out, Check Category- Wise Toppers' List Here
- Lifestyle Heeramandi Screening: Alia Bhatt, Ananya Panday, Rashmika Mandanna And Others Serve Finest Ethnic Style!
- Travel Escape to Kalimpong, Gangtok, and Darjeeling with IRCTC's Tour Package; Check Itinerary
Logic, Memory Combined to Build 'High-Rise' Chip
For decades, the mantra of electronics has been smaller, faster, cheaper. Stanford University engineers, led by an Indian-origin scientist, have added a fourth word - taller.
A team from the US-based university is set to reveal how to build "high-rise" chips that could increase manifold the performance of the single-storey logic and memory chips.
Subhasish Mitra, professor of electrical engineering and computer science, and H.S. Philip Wong from Stanford's school of engineering are are set to describe the new high-rise chip architecture in a paper at the "IEEE International Electron Devices Meeting" in San Francisco this week.
Recommended: Top 10 Upcoming Smartphones Expecting 2015 Announcements
"This research is at an early stage but our design and fabrication techniques are scalable," Mitra said.
"With further development this architecture could lead to computing performance that is much, much greater than anything available today," he added.
The Stanford approach would build layers of logic atop layers of memory to create a tightly interconnected high-rise chip.
Many thousands of nano-scale electronic elevators would move data between the layers much faster, using less electricity.
The prototype chip shows how to put logic and memory together into 3D structures that can be mass-produced.
"With this new architecture, electronics manufacturers could put the power of a supercomputer in your hand," Wong said.
Unlike today's memory chips, this new storage technology is not based on silicon.
Instead, the Stanford team used titanium nitride, hafnium oxide and platinum.
Source: IANS
-
99,999
-
1,29,999
-
69,999
-
41,999
-
64,999
-
99,999
-
29,999
-
63,999
-
39,999
-
1,56,900
-
79,900
-
1,39,900
-
1,29,900
-
65,900
-
1,56,900
-
1,30,990
-
76,990
-
16,499
-
30,700
-
12,999
-
11,999
-
16,026
-
14,248
-
14,466
-
26,634
-
18,800
-
62,425
-
1,15,909
-
93,635
-
75,804